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Abstract—In this contribution, it is proposes to limit the
quantization search space of a successive approximation analog-
to-digital converter through an analytic derivation of maximum
possible sample-to-sample variation. The presented example
design of the proposed ADC is an 8-bit 1MS/s ADC with
SAR logic customized to incorporate this priori information
while no modification has been required to the analog circuitry.
In comparison to conventional SAR conversion, the proposed
tracking approach yields significant reduction in total power
consumption in oversampling mode. The power savings are due
to the reduced number of SAR cycles, and voltage variation
minimization across DAC capacitors. The design is reconfigurable
both to conventional SAR sampling and the proposed tracking
scheme. The approach is attractive for SAR ADCs embedded in
very low power micro-controllers.
Index Terms—Analog-to-digital converter, SAR ADC, Over-
sampling.
I. INTRODUCTION
Most Micro-Controller Units (MCU) incorporate an
Analog-to-Digital Converter (ADC) [1]. Thanks to their high
power efficiency and flexible sampling rate, Successive-
Approximation-Register (SAR) ADCs are popular with low
power MCUs, but their bit precision tends to be limited
to 12 bits due to linearity issues. Consequently, the MCU
vendors provide developers, ADCs with oversampling option
to improve the resolution [2]. In its simplest form, the res-
olution enhancement is achieved through oversampling the
signal by factor M (over Nyquist-rate), followed by, e.g.
Hogenauer structure and simple FIR filters [3]. However, the
flip-side can be a substantial increase of power dissipation
[4]. Moreover, in sensor readout interfaces, reconfigurable
ADCs that provide different sampling and resolution options,
are especially useful, where the ADC is time-multiplexed to
digitize different types of input signal with different bandwidth
and resolution requirements [5].
A modified oversampling scheme that reduces the power
dissipation of the quantization process through cutting num-
ber of cycles for each conversion during oversampling, is
proposed. The method is based on the observation that in
oversampling mode, maximum sample-to-sample variation is
constant and deterministic. In an attempt to take advantage
of this observation, a tracking ADC is introduced to save
power through constraining quantization levels that need to be
resolved. The scheme can be an alternative for the commonly
used oversampling techniques in conventional ADCs. Our
design also supports regular Nyquist-rate sampling and can
be reconfigured to various digitization schemes.
Previous designs generally attempt to reduce conversion cy-
cles by quantizing only sample-to-sample variation which
necessitate some form of analog subtraction, e.g. authors of
[6] propose a modification to the Digital-to-Analog-Convertor
(DAC) in order to derive sample-to-sample variations, but this
modification prevents employment of bottom plate sampling
(and consequently facing charge injection problem). The pro-
posed method in this work uses prior knowledge to limit
quantization search space, hence reducing number of cycles
required to resolve each sample. In this contribution, contrary
to previous works, e.g. Noise Shaping SAR, the idea is not
to use the ADC to digitize the difference between the current
sample and previous converted value, but instead track the
signal through adjust DAC value. In other words. the current
conversion is held and is used to resolved the next sample,
through minor modifications.
II. THEORETICAL CONCEPT
The purpose of the following is to derive an analytic
expression for determining the maximum change between two
consecutive samples, when the input signal has been low
pass filtered and is oversampled by a factor of M . ADCs
typically have a front-end anti-aliasing filter before quantiza-
tion and it guarantees the input signal to be low-passed. The
fastest changing band-limited signal would be a sinusoid with
maximum frequency and full dynamic range. Let us assume
the Nyquist-rate sampling frequency to be fs , oversampling
factor M , and oversampling frequency fos. When the highest
frequency component in the signal is fmax, the sampling rate
fs must be more than 2fmax, but for our purpose in the
calculations, one can safely be assume fs = 2fmax, leading
to over-sampling rate of fos = 2Mfmax. The signal to be
sampled can therefore be expressed as,
x(t) = Acos(2pifmaxt+ φ) (1)
where A is the amplitude, t is time and φ is the phase. The
oversampled signal is
x[n] = Acos(
pin
M
+ φ) (2)
and the difference between two adjacent samples is defined
by,
D[n] = x[n]− x[n− 1] (3)
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To find the maximum value for the difference (3) in the
oversampled signal, the first derivative of the difference is set
equal to zero, then using backward differentiation one can
solve for n:
∂D
∂n
=
(D[n]−D[n− 1])
1
(4)
∂D
∂n
= Acos(
pin
M
)− 2Acos(pi(n− 1)
M
) +Acos(
pi(n− 2)
M
)
(5)
Setting the above equal to zero (∂D∂n = 0) gives,
Acos(
pin
M
+φ)−2Acos(pi(n− 1)
M
+φ)+Acos(
pi(n− 2)
M
+φ) = 0
(6)
To simplify the notation, let x = pinM and b =
pi
M , and using
angle sum and difference identities, we get
Acos(x+ φ)− 2Acos(x+ φ)cos(b)− 2Asin(x+ φ)(b)
+Acos(x+ φ)(2b) +Asin(x+ φ)(2b) = 0
(7)
Let assume M  pi (which regularly is the case, in our
experiments M > 16), b ≈ 0 and using Small Angle
Approximation the following is resulted,
Acos(x+ φ)− 2Acos(x+ φ)(1− b2/2)− 2Asin(x+ φ)(b)
+Acos(x+ φ)(1− 2b2) +Asin(x+ φ)(2b) = 0
(8)
Most of the terms in the above expression cancel out each
other, leaving
− (b2)Acos(x+ φ) = 0 (9)
from which solving for x yields
x =
kpi
2
− Mφ
pi
, k ∈ Z (10)
Therefore, Dmax for n = kpi2 − Mφpi becomes
Dmax = ±Asin(pi/M) (11)
Small angle approximation can be applied again and hence the
maximum range is approximated as ±ApiM . Having the current
sample x(nTs) and its quantized equivalent, the next sample
would be in the range limited to ±ApiM ,
x[(n+ 1)Ts] = x[nTs]± Api
M
(12)
Hence, the search space of the ADC can safely be limited
to the range of ±ApiM . This can be exploited to reduce power
consumption of ADCs embedded in MCUs.
III. PROPOSED ADC
A. General Description
Figure 1 shows the conceptual diagram of the proposed
ADC. As shown, the main building blocks of the ADC
consist of an 8-bit shift register, Z1 and Z2 delay generation
unit, arithmetic unit and a successive approximation converter
(ADC core). The ADC core itself is implemented by a binary
weighted capacitor array that perform digital to analog con-
version (DAC), a comparator and a passive sample-and-hold
Fig. 1. Digital logic for realization of the proposed dual-mode SAR ADC.
circuit. The details and considerations of the unit capacitor in
the DAC capacitor array as well as the comparator are similar
to [7]; but the unit capacitor is 15fF in this design. Also, the
arithmetic unit is composed of an 8-bit adder/subtract, an 8-
bit delay cell and few digital logic gates for control and mode
selection. Based on the mode pin status, the ADC operates in
regular mode or oversampling mode. The functionality of the
proposed ADC is described in the next subsection.
B. Sampling Modes
As explained earlier, the proposed ADC digitizes the analog
value in successive approximation manner, but instead of
conventional logic, its range and steps are adjusted based on
mode of operation. Algorithm 1 and Algorithm 2, present
detailed procedural description of each mode.
In regular SAR mode similar to conventional logic, the DAC
value is set to zero at the end of each conversion but in tracking
mode the DAC value is maintained. For regular SAR mode
the user must set the initial value of the shift registers to
“1000000” (for 8-bit ADC). For proposed tracking mode the
initial value depends on the calculated maximum sample to
sample variation:
IntitialV alue ≥ dDmax(DynamicRange)
(2N − 1) e
= d2Asin(
pi
M )
2A
(2N − 1)e = dsin( pi
M
)(2N − 1)e
(13)
Where N is number of bits. For example, in case of an 8-
bit ADC operating with oversampling rate of 64 the shift
register initialization value is “00001000”. This means, in this
example, only five cycles are required for conversion of each
sample. The use of fewer cycles results in saving of energy
required for each conversion. In addition, for most of code
transitions the DAC does not need to be reset, which results in
avoiding the discharge of MSB capacitors. This leads to extra
power savings at DAC. Operation of the scheme is illustrated
in Fig. 1 where the ADC is configured to function in regular
SAR mode or in the proposed tracking SAR mode via setting
the Mode bit ‘1’ or ‘0’, respectively. In Fig. 1, Algorithm 1
and Algorithm 2, B represents digital output, B(i−1) denotes
digital output from previous cycle, the Mode bit is set by user
while RESET, Z1 and Z2 are generated within the circuit.
The RESET signal is used to initialize the step shift register
in both regular mode and in tracking mode, the signal from
Z2 (multiplexed to RESET) is used to delay the initialization
of the shift register by an additional clock cycle to let the
comparator to compare the current analog sample with the
quantized version of the previous sample. The design enables
exploitation of sample to sample adjacency in oversampling
mode, while maintaining the option to use the ADC also as a
regular SAR. In both operation modes the delay flip-flop Z1
is used to indicate end of conversion.
Algorithm 1: SAR ADC regular mode algorithm
Result: Digital version, B, of the input analog sample
Initialization Register (IR) is set by user; Mode is
selected by user; B is binary output; DAC(B) is analog
equivalent of B; IR ← “10000000”
Step 1. Take sample, S/H ← V(in)
Step 2. StepRegister ← IR
B(i-1)← “00000000”
B ← B(i-1)+StepRegister
Step 3. if StepRegister 6= 0 then
StepRegister ← StepRegister  1;
if V(in)>DAC(B) then
B ← B(i-1)+ StepRegister;
else
B ← B(i-1)-StepRegister;
end
jump to Step.3;
end
if not(V(in)>DAC(B)) then
B ← B(i-1)-1;
end
In the regular mode the quantized value of a previous sample
is ignored, while in the tracking mode the previous value
on the DAC is held. In Fig. 1 blocks AND1, NOT1 and
AND2 are used for this selection. The control signals are
automatically generated using data in the shift register. At each
clock cycle, data in the shift register is moved one bit to the
right, generating a step value to be added or subtracted. An
8-bit asynchronous ripple-carry adder–subtracter is connected
to the output of shift register (A1 being the MSB), and one
clock cycle delayed version of quantized output, B(i−1). The
comparator’s output controls the addition/subtraction mode
selection of the adder-subtracter. In addition, since in the last
cycle all bits in the shift register have already been shifted out,
Z1 is used as LSB (AND3 and OR1). Note, for applications
that only require implementation of the tracking mode the
circuit can significantly be simplified.
Algorithm 2: Tracking mode algorithm
Result: Digital version, B, of the input analog sample
Initialization step is as described in Algorithm 1 but for
tracking mode, IR← dsin(pi/M)(2N − 1)e
Step 1. Take sample, S/H ← V(in)
StepRegister ← IR
(note that the DAC value and the output, B, are held
from previous conversion)
B ← B(i-1)+StepRegister
Step 2. if StepRegister 6= 0 then
if V(in)>DAC(B) then
B ← B(i-1)+ StepRegister;
else
B ← B(i-1)-StepRegister;
end
jump to Step.2;
end
if not(V(in)>DAC(B)) then
B ← B(i-1)-1;
end
TABLE I
PROPERTIES SUMMARY OF THE SAMPLE SAR ADC.
Specification Value
Technology 90nm CMOS
Resolution 8
ENOB* 7.4
Supply Voltage 1V
Max. Sampling Rate 1 MS/s
Power Consumption 12.9 µW
*Regualar mode, Nyquist rate.
IV. RESULTS AND DISCUSSION
Initially, a behavioral simulation using MATLAB was car-
ried out to verify the functionality of the proposed ADC.
Subsequently, a transistor level circuit simulation in 90 nm
CMOS process with an HSPICE model was carried out to
investigate the power consumption in both regular and pro-
posed oversampling mode with different oversampling ratios.
Specifications of the design is presented in Table I. The power
consumption for different oversampling ratios were estimated
through simulations. The summaries of the findings are in
Table II which shows energy consumption per sample reduces
proportionally to the oversampling ratio. Figure 2 shows the
power spectral density of the proposed ADC architecture in
tracking mode for OSR = 64.
The proposed architecture serves as an example on ex-
ploiting sample-to-sample variation without having to carry
out analog subtraction. Although similar ideas have been
investigated before [6][8], to the best knowledge of authors,
general approach of the previous works was to quantize the
analog difference of two consecutive samples while in this
work the search space is adjusted digitally. Analog subtrac-
tion requires extra analog circuitry, which introduces more
design constraints. In addition, the proposed approach can
Fig. 2. Power Spectrum of the ADC in proposed oversampling mode with
oversampling ratio of 64 (SFDR=46.3dB)
TABLE II
ESTIMATED POWER CONSUMPTION WITH RESPECT TO OSRS
OS Mode OSR* Variation Initial Cycles pW/S
Regular Any Max. 10000000 9 12.8
Tracking 32 25 00100000 7 8.03
Tracking 64 12.5 00001000 5 6.33
Tracking 246 3.1 00000100 4 5.53
∗ master clock was kept constant and the input frequency was scaled down.
be reconfigured to conventional SAR logic mode (either for
Nyquist-rate sampling or oversampling). Furthermore, though
the digital complexity of the design is slightly higher that
conventional SAR logic, the power saving can compensate
this to a large degree. Moreover, low power digital design
techniques can be employed without having to compromise
the performance, to further reduce power consumption.
Although, the presented implementation of the design does
not achieve the best FoM in Table III, where comparison
with similar works including Noise-Shaping (NS) SAR ADCs,
is provided. However, as indicated before, we aimed at a
reconfigurable architecture that can function as a regular SAR
with more efficient oversampling mode via taking advantage
of limited sampling-to-sample change. Please note, as it is
presented in Table II, in the proposed design, the power dis-
sipation per sample scales down with increasing the sampling
rate. Furthermore due to large logic section, further power
lessening through voltage scaling can be envisioned.
V. CONCLUSION
Taking advantage of how sample-to-sample variation is
limited can provide for substantial energy efficiency improve-
ments for SAR ADCs. Our contribution shows how this can
be accomplished by modifying only the digital parts of the
conversion logic, and minimum restriction is imposed on
analog circuits. The digital section can enjoy power reduc-
tion techniques such as voltage scaling without having to
compromise circuit functionality. The presented digital logic
TABLE III
COMPARISON WITH THE RELATED WORKS
Ref. [9]
(Sim.)
Ref. [10]
(Chip)
Ref. [3]
(Chip)
This Work
(Sim.)
Bandwidth 60 KHz 20 MHz 11 MHz 2-500 KHz
ENOB 9.55 9.8 10 7.4
Power 2.97 µW 1.8mW 806 µW 13 µW
Technology 180 nm 180 nm 65 nm 90 nm
FoM 36.9 f 70.2 f 35.8 f 76.9 f
Architecture SAR Reconfigurable NS-SAR Tracking SAR
FOM Power
B.W×2ENOB
supports both regular SAR and proposed tracking mode of
operations. The method is useful in multi-channel ADCs used
in embedded micro-controllers.
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